HiPEAC

Mapping Optimisation for Scalable multi-core ARchiTecture