




DSD2010

13th EUROMICRO CONFERENCE on DIGITAL SYSTEM DESIGN Architectures, Methods and Tools

Lille, France. 1-3 September 2010

Call for Papers



CONFERENCE COMMITTEES

DSD STEERING COMMITTEE:

Chairman: Lech Józwiak, Eindhoven U. of Tech., (NL)
Krzysztof Kuchcinski, Lund U., (SE)
Antonio Nunez, IUMA/U. of Las Palmas GC, (ES)

DSD10 GENERAL CHAIRS:

Henri Basson, U. Lille North of France, Littoral, (FR)
Small Niar, U. Lille North of France, Valenciennes, (FR)

DSD10 PROGRAM COMMITTEE CHAIR:

Program Chairman:
Sebastian Lopez, IUMA/U. of Las Palmas GC, (ES)
Deputy Program Chairman:
Paris Kitsos, Hellenic Open Univ., (GR)

DSD10 PROGRAM COMMITTEE:

A. Akkas, Koc U., (TK)
A. Lastovetsky, University College Dublin, (IR)
A. Nunez, IUMA/U. of Las Palmas G.C., (ES)
A. Orailoglu, U. of California, San Diego, (US)
A. Pawlak, ITE & SUT, (PL)
A. Postula, U. of Queensland, (AU)
A. Shrivastava, Arizona State U., (US)
B. de Sutter, U. of Ghent, (BE)
B. Juurlink, TU Delft, (NL)
C. Bouganis, Imperial College, (UK)
C. Cornelius, U. of Rostock, (DE)
C. Wolinski, IRISA, Rennes, (FR)
D. Houzet, Grenoble Institute of Technology, (FR)
D. Noguét, Minatoc CEA-LETI, (FR)
D. Quaglia, U. of Verona, (IT)
E. Martins, U. of Aveiro, (PT)
F. Leporati, U. of Pavia, (IT)
G. Danese, U. Of Pavia, (IT)
H. Basson, U. of Littoral, (FR)
H. Kubatova, CTU Prague, (CZ)
H.T. Vierhaus, Brandenburg U. of Tech., (DE)
I. Hamzaoglu, Sabanci U., (TK)
J. Rabaey, U. of California, Berkeley, (US)
J. Sahuquillo, Pol. U. of Valencia, (ES)
J.L. Dekeyser, U. of Lille, (FR)
J.S. Matos, U. of Porto, (PT)
K. Kent, U. of New Brunswick, (CA)
K. Kuchcinski, Lund U., (SE)
K. Popovici, Mathworks Inc., (US)
L. Benini, U. of Bologna, (IT)
L. Fanucci, U. of Pisa, (IT)
L. Józwiak, Eindh. U. of Tech., (NL)
L. Sousa, U. of Lisboa, (PT)
L.-G. Chen, National Taiwan U., (TW)
M. Figueroa, U. of Concepcion, (CL)
M. Perkowski, Portland St. U., (US)
M. Valero, Pol. U. of Catalunya, (ES)
M. Velev, Aries Design Automation, (US)
N. Bergmann, U. of Queensland, (AU)
N. Dutt, U. of Calif., Irvine, (US)
N. Nedjah, State U. of Rio de Janeiro, (BR)
N. Sklavos, Tech. Inst. Patras, (GR)
O. Koufopavlou, U. Patras, (GR)
P. Athanas, Virginia Tech, (US)
P. Carballo, IUMA/U. of Las Palmas GC, (ES)
P. Kitsos, Hellenic Open U., (GR)
P. Schumacher, Xilinx Inc., (US)
R. Drechsler, U. of Bremen, (DE)
R. Ubar, Tallinn Tech. U., (EE)
S. Kumar, Jonkoping U., (SE)
S. Lopez, IUMA/U. of Las Palmas G.C., (ES)
S. Niar, U. Valenciennes, (FR)
S. Vitabile, U. of Palermo, (IT)
T. El-Ghazawi, George Washington U., (US)
T. Luba, Warsaw U. of Tech., (PL)
T. Sasao, Kyushu Ins. of Tech., (JP)
V. Muthukumar, U. of Nevada Las Vegas, (US)
W. Luk, Imperial College, (UK)
W. Stechele, Technical U. Munich, (DE)
Z. Kotasek, Brno U. of Tech., (CZ)

SCOPE

The Euromicro Conference on Digital System Design (DSD) addresses all aspects of (embedded and high-performance) digital and mixed hardware/software system engineering, down to microarchitectures, digital circuits and VLSI techniques. It is a discussion forum for researchers and engineers working on state-of-the-art investigations, development and applications. It focuses on advanced circuit and system design and design automation concepts, paradigms, methods and tools, as well as on modern implementation technologies from full custom in nanometer technology nodes to FPGA and to multicore infrastructures. Compiler assisted ASIP, CMP, SMP, SMT, DSP-VLIW, GPU and platform based system design research results are welcome. Design and Verification Languages and Standards, Modeling, High Level Synthesis, Productive Design Technology and Engineering Flows, Efficiency, Density, Signal Integrity, Testability, Timing Analysis and Timing Closure, Power Consumption, Computational Power Speed and Performance, Manufacturability, Cost, Reliability, Error Resilience, Complexity, or Process Variability issues are covered in DSD.

MAIN TOPICS

- T1: (SCS) System and circuit synthesis.
- T2: (SoC & NoC) Systems-on-a-chip and networks-on-a-chip.
- T3: (RC) Programmable/re-configurable/adaptable architectures.
- T4: (SMVT) System, hardware and embedded-software specification, modeling, verification and test.
- T5 (APP): Applications of (embedded) digital systems.
- T6 (ET): Important issues introduced by emerging technologies.

SPECIAL SESSIONS

- SS1: (FDR) - Flexible Digital Radio.
- SS2: (MSDA) - Multicore Systems: Design and Applications.
- SS3: (DTDS) - Dependability and Testing of Digital Systems.
- SS4: (FTDSD) - Fault Tolerance in Digital System Design.
- SS5: (SLEO) - System-Level Energy Optimization of HW/SW Embedded Systems.
- SS6: (WSN) - Wireless Sensor Networks.

SUBMISSION GUIDELINES

Prospective authors are encouraged to submit their manuscripts for review electronically through the following web page (<http://www.conftool.net/dsd2010/>) or by sending the paper to the Program Chair via email (seblopez@iuma.ulpgc.es, only if an unexpected web access problem is encountered) before the deadline for submission. Each manuscript should include the complete paper text, all illustrations, and references. The manuscript should conform to the required IEEE format: single-spaced, double column, A4/US letter page size, 10-point size Times Roman font, up to 8 pages. In order to conduct a blind review, no indication of the authors' names should appear in the submitted manuscript, references included.

CPS, Conference Publishing Services, publishes the DSD Proceedings, which are available worldwide through the IEEE Xplore Digital Library. An extended version of the best papers will be published in a special issue of the ISI-indexed "Microprocessors and Microsystems: Embedded Hardware Design" journal, printed by Elsevier.

IMPORTANT DATES

- **Submission of papers: March 15th, 2010**
- **Notification of acceptance: April 26th, 2010**
- **Camera ready papers: May 31st, 2009**

WEB LINKS

- DSD'10 web page:
<http://www.iuma.ulpgc.es/dsd10>
- Euromicro web page:
<http://www.euromicro.org>