Definition of a L1-data cache prefetch mechanism in a context of "many-core"
Submitted by Christian Bertin on Fri, 19/02/2010 - 13:59
Click here to apply for this internship.
<< Go back to Industrial Internship Home Page
Affiliated to
ST Microelectronics GrenobleDescription
Skills: Competence in computer science is required in particular in the domain of large multi processor systems as well as knowledge of C/C++/SystemC programming languages.
Description: In the context of a "many-core" in an embedded system, the PhD student will contribute to the definition of an efficient L1 Data-cache prefetch mechanism. He will also contribute to its performance analysis. Target applications are streaming applications with large data sets (low spacial locality) and they are very sensitive to both cost and power dissipation.
<< Go back to Industrial Internship Home Page
