Dynamically tuned CPU Micro-architecture

Affiliated to

Location

Timing

Description

ARM wants to evaluate the energy benefits of dynamically tuning CPU Micro-architecture to program phases. Profile-based feedback optimizes a compiler's output to a processor's microarchitecture. This work will approach the same problem but from the direction of run-time software controlled tuning of a processor's microarchitecture for phases of a program. Energy saving as much as performance improvement is the target. Some examples of areas that might be tuned under software control are branch prediction, issue-policy, instruction and prefetch, cache allocation policy & cache fetch-length

The ideal candidate would have a good background in CPU architecture and microarchitecture, experience of modeling and benchmarking CPUs in C or Verilog and experience with Linux, Compilers or Debuggers/Profilers